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ABSTRACT 
 
Dual mode DC-DC converters utilizing PWM and PFM modes of operation have 
been widely used to improve the efficiency over a wide range of the load current. Due to 
the highly varying nature of the load, it is beneficial to have the converter switch 
between the modes without an external mode select signal. This work proposes a new 
technique for automatic mode switching which maintains very high efficiency at light 
loads and at the same time, keeps the output well regulated during a load transient from 
sleep to the active state. The Constant On-time PFM scheme and a zero current detector 
avoids the use of an accurate current sensing block. The power supply rejection is also 
improved using feed-forward paths from the supply in both the PWM and PFM modes. 
A new implementation of the PWM controller with clamped error voltage required to 
meet the specifications is also shown. The proposed feedback implementation using a 
programmable current source and resistance provides smooth output programming. 
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NOMENCLATURE 
 
CCM Continuous Conduction Mode 
DCM Discontinuous Conduction Mode 
FSW Switching Frequency 
IQ Quiescent Current  
MLCC Multi-Layered Ceramic Capacitors 
PFM Pulse Frequency Modulation 
PID Proportional-Integral-Derivative 
PWM Pulse Width Modulation 
SMPS Switching Mode Power Supply 
ZCD Zero Current Detector 
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CHAPTER I  
INTRODUCTION & MOTIVATION 
 
The tremendous increase in the use of battery operated devices has called for 
efficient power management to extend the battery life. Figure 1 shows the Block diagram 
of a cellular handset with required supply voltages [1]. The various blocks are designed 
and optimized for maximum performance at different supply voltages. Since the typical 
Li-ion Battery voltage is around 3.7V or 4.2V and vary depending on the state of charge, 
supply regulators are used to interface with the blocks, so as to provide a stable supply. 
The motivation of this thesis is to design a supply regulator with following 
characteristics: 
• Output Regulation 
– DC Regulation: The steady state value of the output voltage should be 
maintained constant with varying Supply and Load conditions. 
– Transient Regulation: These supply regulators encounter sudden changes 
in the load current during the block power-up/ sleep to active mode 
change etc. The instantaneous value of the output should always be 
maintained within a certain band during these step changes, so that it 
doesn’t affect the functionality of the block. This specification is 
becoming tighter as the current slew rates are increasing (and hence the 
additional drop due to the non-idealities in interconnect has to be 
mitigated) [2, 3]. 
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– Dynamic Voltage Scaling: The modern day power management units 
incorporate DVS, whereby the supply to the blocks is varied depending 
on the performance need; so as to improve the overall system efficiency. 
This necessitates supply regulators to have programmable output [4].  
• Efficiency: The supply regulators, being only an interface between the battery 
and the actual load, should not consume much power. Since these battery 
operated devices are often in standby/sleep mode, these supply regulators should 
have high efficiency throughout the load range to extend the battery life. 
• Area/Cost/Integration: As more and more functionalities get added to these 
devices with the overall size kept same or even lowered, the area overhead of the 
regulators and, the size and number of external passive components required by 
the regulators should be kept to a minimum.   
 
 
Figure 1. Block diagram of a cellular handset with required supply voltages [1] 
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Inductor switching step-down DC-DC (Buck) converter [5] is the most popular 
choice for the supply regulators given their high efficiency compared to linear regulators. 
Hence the focus of this thesis would be to design a Buck Converter with tight transient 
specifications and high efficiency throughout the load range. Chapter II gives a brief 
description of the Buck Converter fundamentals. It includes the steady state analysis, AC 
small signal modeling, and a study on the loss contributors in the actual implementation. 
Chapter III talks about the various control schemes adopted to regulate the output of a 
buck converter - mainly the PWM and the PFM scheme. Few modifications to the PWM 
loop to ensure the transient regulation under all circumstances is proposed. It also shows 
the output programming implementation that allows for smooth transition. A simple but 
effective implementation that varies the ON-time with supply and output voltage setting 
to keep the maximum load support and voltage ripple constant in the PFM mode is 
introduced. The efficiency improvement achieved over a wide load range using the Dual 
mode control (which incorporates both schemes) is also explained.  
Chapter IV studies the limitations of the existing mode transition schemes in 
Dual mode converters and proposes a new scheme which provides fast transient without 
requiring an accurate current sense block. Chapter V is dedicated to the actual design 
procedure. Even though a supply of 1.6V to 5.5V would have been ideal, due to the non-
availability of fabrication support, a Buck converter with 1.8V supply is designed and 
tested to show the proposed improvements. Chapter VI discusses the experimental 
results and the conclusion and future improvements are mentioned in Chapter VII.  
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CHAPTER II  
BUCK CONVERTER FUNDAMENTALS 
 
While a linear regulator maintains the desired output voltage by dissipating 
excess power in a "pass" transistor [6], the Buck converter rapidly switches a power 
transistor between linear (ON) and cutoff (OFF) regions to supply the load with a 
variable duty cycle such that average is the desired output voltage [5]. The resulting 
rectangular waveform is low-pass filtered with an inductor and capacitor before being 
applied to the load as shown in Figure 2. A control loop is used to determine the On-time 
of the switches such that the output is well regulated even during variations in the supply 
voltage, load current etc.  
 
 
Figure 2. Asynchronous buck converter and related waveforms. 
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During phase 1 (represented by the blue path), PSW is turned ON for TON time 
duration and the input supply is connected to the output filter. Assuming the output 
voltage ripple to be very small, the voltage across the inductor during this time would be, 
VL1 = (VIN - VOUT) and the inductor current would ramp up with a slope, m1 = (VIN – 
VOUT)/L. Until the inductor current (IL) becomes greater than the load current (ILOAD), the 
capacitor (C) discharges to support the load; and output voltage keeps dropping. Once 
higher, the inductor current charges the capacitor and provides the load. During phase 2 
(represented by the brown path), PSW is turned OFF for TOFF time duration and to prevent 
sudden change in the inductor current, the diode (D0) turns ON connecting the output 
filter to ground. The inductor current ramps down with a slope, m2 = -VOUT/L.  
 
 
Figure 3. Inductor voltage and current waveforms in steady state. 
 
In steady state (DC), the average value of inductor current should be equal to the 
load current as the capacitor blocks DC. Also, the inductor current value at the beginning 
of TON and at that at the end of TOFF would be the same at steady state as depicted in 
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Figure 3. For this to happen, the average voltage across the inductor in steady state 
should be zero. 
 
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇) ∗ 𝑇𝑂𝑁 − 𝑉𝑂𝑈𝑇 ∗ 𝑇𝑂𝐹𝐹 = 0 
𝑉𝑂𝑈𝑇 =
𝑇𝑂𝑁
𝑇𝑆𝑊
∗ 𝑉𝐼𝑁   ; 𝑤ℎ𝑒𝑟𝑒 𝑇𝑆𝑊 = 𝑇𝑂𝑁 + 𝑇𝑂𝐹𝐹                                        [𝐸𝑞.  2.1] 
           
The inductor current ripple is given by, 
 
𝛥𝐼 =
𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇
𝐿
∗ 𝑇𝑂𝑁 =
𝑉𝑂𝑈𝑇
𝐿
∗ 𝑇𝑂𝐹𝐹 
𝐼𝐿𝑀 = 𝐼𝐿𝑂𝐴𝐷 −
𝛥𝐼
2
= 𝐼𝐿𝑂𝐴𝐷 −
𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇
2𝐿
∗ 𝑇𝑂𝑁                                        [𝐸𝑞.  2.2] 
𝐼𝐿𝑃𝐾 = 𝐼𝐿𝑂𝐴𝐷 +
𝛥𝐼
2
= 𝐼𝐿𝑂𝐴𝐷 +
𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇
2𝐿
∗ 𝑇𝑂𝑁                                       [𝐸𝑞.  2.3] 
 
The inductor maintains a continuous current in the converter if ILM > 0. This 
mode of operation is called the Continuous Conduction Mode (CCM) and the output is 
independent of the load in this mode. As the load current reduces, the inductor current 
may go to zero at the end of each cycle depending on the values of VIN, VOUT, L and TSW 
as depicted in Figure 4. The diode (D0) gets reverse biased and prevents the inductor 
current flow in the opposite direction to ground. This prevents unnecessary discharge of 
the output capacitor. The converter is then said to be in Discontinuous Conduction Mode 
(DCM) and the characteristics of the converter is different from that in CCM.  
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Figure 4.  Inductor voltage and current waveforms in steady state for different loads.  
 
Applying the inductor volt-sec balance in Fig 4(c), 
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇) ∗ 𝑇𝑂𝑁′ − 𝑉𝑂𝑈𝑇 ∗ 𝑇𝐷 = 0 
𝑇𝐷 =
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)
𝑉𝑂𝑈𝑇
∗ 𝑇𝑂𝑁′                                                                               [𝐸𝑞.  2.4] 
Knowing that the average inductor current should be equal to the load, we can write, 
𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇
2𝐿
∗
𝑇𝑂𝑁′ + 𝑇𝐷
𝑇𝑆𝑊
= 𝐼𝐿𝑂𝐴𝐷3 
Substituting for TD, VOUT in DCM can be expressed as, 
𝑉𝑂𝑈𝑇 =
𝑉𝐼𝑁
1 +
2𝐿𝐼𝐿𝑂𝐴𝐷𝑇𝑆𝑊
𝑉𝐼𝑁𝑇𝑂𝑁
                                                                                [𝐸𝑞.  2.5] 
If a resistive load is considered, such that ILOAD = VOUT/RLOAD  
𝑉𝑂𝑈𝑇 =
2𝑉𝐼𝑁
1 + √1 +
8𝐿𝑇𝑆𝑊
𝑅𝐿𝑂𝐴𝐷𝑇𝑂𝑁
2
                                                                         [𝐸𝑞.  2.6] 
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Thus for a given TON, VOUT is also a function of the load in DCM. Hence the 
Control loop would have to vary the ON time in accordance with the load such that the 
output voltage is maintained constant. The load below which a converter operates in 
DCM (Boundary condition) can be found by equating ILM = 0 in Eq. 2.2.  
 
𝐼𝐿𝑂𝐴𝐷|𝑏𝑜𝑢𝑛𝑑𝑎𝑟𝑦 = 𝐼𝐶𝐷𝐵 =
𝛥𝐼
2
 =
𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇
2𝐿
∗ 𝑇𝑂𝑁                                     [𝐸𝑞.  2.7] 
 
The high frequency ripple component in the inductor current flows through the 
output capacitor generating a voltage ripple. For a given VIN, VOUT, L, C and TSW, the 
current ripple would be smaller in DCM and so would be the voltage ripple. Integrating 
the current through the capacitor in CCM, 
 
𝛥𝑉 =
𝛥𝐼 ∗ 𝑇𝑆𝑊
8𝐶
                                                                                                  [𝐸𝑞.  2.8] 
  
The diode (D0) in Figure 2 could be replaced by an NMOS switch to have a CCM 
operation throughout as shown in Figure 5. Such a converter is often termed as a 
Synchronous Buck converter. At light loads, a portion of the charge dumped on the 
output capacitor is returned to supply and ground degrading the efficiency in these 
converters. Hence, a Zero Current Detector (ZCD) block is often incorporated to sense 
the inductor current going to zero and turn OFF the NMOS, so as to force DCM 
operation at light loads.  
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Figure 5. Synchronous buck converter with CCM at light load. 
 
 The Analysis done till now has been on an ideal Buck converter. Due to the turn 
ON and turn OFF delays in the actual switch, both the PSW and NSW could be potentially 
ON at the same time resulting in a large shoot-through current from supply to ground 
during switching. To prevent this, the gate drives (PDRV and NDRV) have a non-overlap 
region such that both switches are OFF for a short duration between switching (termed as 
the dead-time, TDT). The body diode of the switches turns ON during this time to 
maintain the current through the inductor. 
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2.1 Small signal modeling  
 
To build a stable loop around the buck converter, we need to know the small 
signal behavior of the converter to perturbations in the control inputs like the supply 
voltage and the on-time (TON). The switching converters are time varying systems, but if 
the frequency of perturbations is much lower than the switching frequency, we can 
assume them to be constant during one switching period and use an averaged model. The 
switch network is considered as a two port network and the waveforms across the port 
are averaged to develop what is called the Averaged Switch Model [7-9]. An important 
feature of this approach is that the same model can be used in many different converter 
configurations without the need for re-derivation. The key step in circuit averaging is to 
replace the converter switches with voltage and current sources, to obtain a time 
invariant circuit topology. The waveforms of the voltage and current generators are 
defined to be identical to the switch waveforms of the original converter. Once a time-
invariant circuit network is obtained, then the converter waveforms are averaged over 
one switching period to remove the switching harmonics. Any non-linear element in the 
averaged circuit model can then be perturbed and linearized, leading to the small signal 
ac model [5]. 
 The Synchronous Buck converter waveforms with the non-idealities considered 
can be represented as shown in Figure 6. ‘RP’ denotes the overall resistance in the ON 
(supply) path and ‘RN’ represents the resistance in the OFF (ground) path. This includes 
the MOS switch resistance, layout, bond-wire and PCB routing resistances. ‘RL‘ denotes 
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the resistance in the SWOUT path including the inductor DC resistance. RESR is the 
effecting series resistance of the capacitor.  
 
 
 
Figure 6. Synchronous buck converter (non-ideal) and associated waveforms in CCM. 
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The switch network is converted to a two port network with the terminal current 
and voltage waveforms as shown in Figure 6. As with any two port network, two of the 
four terminal voltages and currents can be taken as independent inputs to the switch 
network and the remaining two are viewed as dependent outputs of the switch network. 
Assuming v1(t) and i2(t) to be the independent port parameters, and averaging the 
waveforms over a switching time period to get rid of the switching ripples in the 
analysis, we can write  
 
< 𝑣1(𝑡) >=< 𝑣𝐼𝑁(𝑡) >                                                                                  [𝐸𝑞.  2.9] 
<𝑖2(𝑡) > =  < 𝑖𝐿(𝑡) > = < 𝑖𝐿𝑂𝐴𝐷(𝑡) >                                                    [𝐸𝑞.  2.10] 
< 𝑖1(𝑡) > =  
𝑡𝑂𝑁(𝑡)
𝑇𝑆𝑊
< 𝑖2(𝑡) >                                                                   [𝐸𝑞.  2.11] 
<𝑣2(𝑡)> =
𝑡𝑂𝑁(𝑡)
𝑇𝑆𝑊
<𝑣1(𝑡)> −  {
𝑡𝑂𝑁(𝑡)
𝑇𝑆𝑊
𝑅𝑃 +
1 − 𝑡𝑂𝑁(𝑡)
𝑇𝑆𝑊
𝑅𝑁} <𝑖2(𝑡)>
≫                                                                                            [𝐸𝑞.  2.12] 
 
The above equations assume a constant switching frequency and neglect the 
effect of the dead-time assuming it is insignificant compared to the switching time 
period. As can be seen, the equations involve the multiplication of time varying 
quantities which makes it nonlinear. To get a small signal ac model at a quiescent 
operating value (I,V) we assume that the input voltage (vIN(t)), inductor current (iL(t)) , 
and ON time (tON) are equal to some given quiescent values VIN , ILOAD and TON plus 
some superimposed small ac variations as shown: 
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< 𝑣1(𝑡) >= 𝑉𝐼𝑁 + 𝑣𝐼𝑁
^ (𝑡)  
<𝑖2(𝑡) > = 𝐼𝐿𝑂𝐴𝐷 + 𝑖𝐿
^(𝑡) 
𝑡𝑂𝑁(𝑡) =  𝑇𝑂𝑁  + 𝑡𝑂𝑁
^ (𝑡)  
 
Assuming the perturbations to be small, the other averaged parameters would 
also be equal to their corresponding quiescent values plus small ac variations in response 
to these inputs. The non-linear equation can then be linearized ignoring the second order 
terms in the expansion. This gives the linearized equations as 
 
< 𝑖1(𝑡) > =  
𝑇𝑂𝑁 + 𝑡𝑂𝑁
^ (𝑡)
𝑇𝑆𝑊
[𝐼𝐿𝑂𝐴𝐷 + 𝑖𝐿
^(𝑡)] 
𝐼1 + 𝑖1
^(𝑡) = [ 
𝑇𝑂𝑁
𝑇𝑆𝑊
𝐼𝐿𝑂𝐴𝐷] + [
𝑡𝑂𝑁
^ (𝑡)
𝑇𝑆𝑊
𝐼𝐿𝑂𝐴𝐷 +
𝑇𝑂𝑁
𝑇𝑆𝑊
𝑖𝐿
^(𝑡)]                     [𝐸𝑞.  2.13] 
 
<𝑣2(𝑡)>     =        
𝑇𝑂𝑁 + 𝑡𝑂𝑁
^ (𝑡)
𝑇𝑆𝑊
[𝑉𝐼𝑁 + 𝑣𝐼𝑁
^ (𝑡)]   
−   {
𝑇𝑂𝑁 + 𝑡𝑂𝑁
^ (𝑡)
𝑇𝑆𝑊
𝑅𝑃 +
1 − 𝑇𝑂𝑁 − 𝑡𝑂𝑁
^ (𝑡)
𝑇𝑆𝑊
𝑅𝑁} [𝐼𝐿𝑂𝐴𝐷 + 𝑖𝐿
^(𝑡)]  
 
𝑉2 + 𝑣2
^(𝑡)  =      [ 
𝑇𝑂𝑁
𝑇𝑆𝑊
𝑉𝐼𝑁 − (
𝑇𝑂𝑁
𝑇𝑆𝑊
𝑅𝑃 +
1 − 𝑇𝑂𝑁
𝑇𝑆𝑊
𝑅𝑁) 𝐼𝐿𝑂𝐴𝐷]
+ [
𝑇𝑂𝑁
𝑇𝑆𝑊
𝑣𝐼𝑁
^ (𝑡) + {𝑉𝐼𝑁 − (𝑅𝑃 − 𝑅𝑁) ∗ 𝐼𝐿𝑂𝐴𝐷} 
𝑡𝑂𝑁
^ (𝑡)
𝑇𝑆𝑊
− (
𝑇𝑂𝑁
𝑇𝑆𝑊
𝑅𝑃 +
1 − 𝑇𝑂𝑁
𝑇𝑆𝑊
𝑅𝑁) 𝑖𝐿
^(𝑡)]                                  [𝐸𝑞.  2.14] 
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Reconstructing the switch network from these averaged equations, we obtain the 
small signal ac model for the converter operated in CCM as shown in Fig 7. ‘d(t)’ 
represents the small signal variations in the duty cycle ( D = TON/TSW). For a constant 
switching frequency, d(t) = t^ON (t) / TSW. 
 
 
Figure 7.  Small signal model of synchronous buck converter in CCM. 
 
 Since most converters operate in the discontinuous conduction mode at light load 
conditions, small signal ac DCM models are needed to ensure that the control loop is 
correctly designed. As seen before, the output voltage depends on the load in DCM. So 
the converter no longer has a voltage source output characteristics; hence the dc 
transformer model is less appropriate. Here we have developed a “loss free” model of the 
DCM buck using the averaged switch modeling technique. The port waveforms 
associated with a synchronous converter in forced DCM can be found in Figure 8. As in 
CCM analysis, v1(t) and i2(t) are assumed to be the independent port parameters and are 
given by Eq. 2.9 and Eq. 2.10. The average value of output <vOUT> is also used here as 
an external parameter to determine the NSW conduction time TD. 
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Figure 8. Ideal and actual buck converter port waveforms in DCM. 
 
 
< 𝑖1(𝑡) > =
< 𝑣𝐼𝑁(𝑡) >  − < 𝑣𝑂𝑈𝑇(𝑡) >
2𝐿
∗
𝑡𝑂𝑁
2 (𝑡)
𝑇𝑆𝑊
                              [𝐸𝑞.  2.15] 
<𝑣2(𝑡)> =
𝑡𝑂𝑁(𝑡)
𝑇𝑆𝑊
<𝑣1(𝑡)> + {1 −
𝑡𝑂𝑁(𝑡)
𝑇𝑆𝑊
−  
𝑡𝐷(𝑡)
𝑇𝑆𝑊
} <𝑣𝑂𝑈𝑇(𝑡)> [𝐸𝑞.  2.16] 
 
From the inductor current waveform in Figure 8, we can write, 
 
 
< 𝑖2(𝑡) > =
< 𝑣𝐼𝑁(𝑡) >  − < 𝑣𝑂𝑈𝑇(𝑡) >
2𝐿
∗
𝑡𝑂𝑁(𝑡){𝑡𝑂𝑁(𝑡) + 𝑡𝐷(𝑡)}
𝑇𝑆𝑊
 
  
< 𝑡𝐷(𝑡) > =
2𝐿𝑇𝑆𝑊 < 𝑖2(𝑡) >
𝑡𝑂𝑁(𝑡)(< 𝑣𝐼𝑁(𝑡) >  − < 𝑣𝑂𝑈𝑇(𝑡) >)
− 𝑡𝑂𝑁(𝑡)             [𝐸𝑞.  2.17] 
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Applying this in Eq. 2.16, 
 
<𝑣2(𝑡)>  =          <𝑣𝑂𝑈𝑇(𝑡)> +
𝑡𝑂𝑁(𝑡)
𝑇𝑆𝑊
<𝑣1(𝑡)> 
−  
2𝐿𝑇𝑆𝑊<𝑖2(𝑡)>
<𝑣𝐼𝑁(𝑡)> − <𝑣𝑂𝑈𝑇(𝑡)>
*
<𝑣𝑂𝑈𝑇(𝑡)>
𝑡𝑂𝑁(𝑡)
                  [𝐸𝑞.  2.18] 
  
Using linearized Taylor series expansion for Eq. 2.15 and Eq. 2.18, 
 
 
𝐼1 + 𝑖1
^(𝑡)   =       [
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)𝑇𝑂𝑁
2
2𝐿𝑇𝑆𝑊
] + [ 
𝑇𝑂𝑁
2
2𝐿𝑇𝑆𝑊
(𝑣𝐼𝑁
^ (𝑡) − 𝑣𝑂𝑈𝑇
^ (𝑡))
+  
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)𝑇𝑂𝑁
𝐿𝑇𝑆𝑊
𝑡𝑂𝑁
^ (𝑡) ]                                           [𝐸𝑞.  2.19] 
 
𝑉2 + 𝑣2
^(𝑡)  =     [ 𝑉𝑂𝑈𝑇 +
𝑇𝑂𝑁𝑉𝐼𝑁
𝑇𝑆𝑊
−
2𝐿𝐼𝐿𝑂𝐴𝐷𝑉𝑂𝑈𝑇
𝑇𝑂𝑁(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)
]  
+ [ (
𝑇𝑂𝑁
𝑇𝑆𝑊 
+
2𝐿𝐼𝐿𝑂𝐴𝐷𝑉𝑂𝑈𝑇
𝑇𝑂𝑁(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)2
) 𝑣𝐼𝑁
^ (𝑡)
+ (1 −
2𝐿𝐼𝐿𝑂𝐴𝐷𝑉𝐼𝑁
𝑇𝑂𝑁(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)2
) 𝑣𝑂𝑈𝑇
^ (𝑡)
+ (
𝑉𝐼𝑁
𝑇𝑆𝑊
+
2𝐿𝐼𝐿𝑂𝐴𝐷𝑉𝑂𝑈𝑇
𝑇𝑂𝑁
2 (𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)
) 𝑡𝑂𝑁
^ (𝑡)
−
2𝐿𝑉𝑂𝑈𝑇
𝑇𝑂𝑁(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)
𝑖𝐿
^(𝑡)]                                                [𝐸𝑞.  2.20] 
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For an ideal converter in steady state, 𝑉2 = 𝑉𝑂𝑈𝑇 . 
 
𝑇𝑂𝑁𝑉𝐼𝑁
𝑇𝑆𝑊
=
2𝐿𝐼𝐿𝑂𝐴𝐷𝑉𝑂𝑈𝑇
𝑇𝑂𝑁(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)
                                                                        [𝐸𝑞.  2.21] 
𝑉𝑂𝑈𝑇 =
2𝑉𝐼𝑁
1 + √1 +
8𝐿𝑇𝑆𝑊
𝑅𝐿𝑂𝐴𝐷𝑇𝑂𝑁
2
   𝑓𝑜𝑟 𝑎 𝑟𝑒𝑠𝑖𝑠𝑡𝑖𝑣𝑒 𝑙𝑜𝑎𝑑 𝑎𝑠 𝑠ℎ𝑜𝑤𝑛 𝑒𝑎𝑟𝑙𝑖𝑒𝑟. 
 
From Eq. 2.17 and Eq. 2.21, in steady state, 
 
𝑇𝑂𝑁 = √
2𝐿𝑇𝑆𝑊𝐼𝐿𝑂𝐴𝐷𝑉𝑂𝑈𝑇
𝑉𝐼𝑁(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)
   𝑎𝑛𝑑   𝑇𝐷  = 𝑇𝑂𝑁 ∗
𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇
𝑉𝑂𝑈𝑇
                [𝐸𝑞.  2.22] 
 
 Applying Eq. 2.21 in Eq. 2.19 and Eq. 2.20, we can obtain a simplified form and 
derive the small signal DCM model for the ideal converter as shown in Figure 9. It is to 
be noted that the parasitic resistances in the circuit is ignored for this analysis. 
 
 
Figure 9. Small signal model of ideal buck converter in DCM. 
 
 
 18 
 
The CCM and DCM models mentioned here provides an easy way to analyze the 
converter in frequency domain and design a stable compensation network when the 
bandwidth of the overall system is kept well below the switching frequency. When 
bandwidths higher than FSW/10 are to be designed, the phase degradation due to the 
sampling effect has to be considered. The sampled-data analysis [10] and its 
approximations would come handy in such scenarios. 
 
2.2 Power loss estimation 
 
As mentioned earlier, practical implementation of the buck converter suffers from 
non-idealities in the switches and the passive components, which lead to power loss in 
the converter. Figure 10 shows the implementation of a complete buck converter. The 
major contributors to loss can be classified as in [11-13]. 
 
2.2.1 Conduction losses 
 
 These depend on the RMS value of the inductor current and the resistances in the 
power flow paths weighted in proportion to their ON time. The resistance seen during 
TON is (RP+RL) and that during TOFF (TD in DCM) is (RN+RL). The relative contributions 
of these resistors remain the same in both CCM and DCM and can be approximated as,   
𝑅𝐷𝐶 =
𝑉𝑂𝑈𝑇
𝑉𝐼𝑁
 𝑅𝑃 +
𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇
𝑉𝐼𝑁
𝑅𝑁 + 𝑅𝐿 
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Figure 10.  Closed loop buck converter with loss contributors and corresponding 
waveforms. 
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Only the ripple component in the inductor current flows through RESR and hence 
the conduction loss is expressed as the summation of the DC and AC components in Eq.  
2.23. The equivalent AC resistance,  𝑅𝐴𝐶 = 𝑅𝐷𝐶 + 𝑅𝐸𝑆𝑅 
 
𝑃𝐶𝑂𝑁𝐷 = 𝑃𝐶 𝐷𝐶 + 𝑃𝐶𝐴𝐶 = 𝐼𝐿𝑂𝐴𝐷
2 𝑅𝐷𝐶 + 𝐼𝐴𝐶,𝑅𝑀𝑆
2 𝑅𝐴𝐶                               [𝐸𝑞.  2.23] 
 
For CCM operation,  𝐼𝐴𝐶,𝑅𝑀𝑆
2 =
𝛥𝐼2
12
 , where ΔI is the peak − peak current ripple 
 
𝑃𝐶𝑂𝑁𝐷𝐶𝐶𝑀 = 𝐼𝐿𝑂𝐴𝐷
2 𝑅𝐷𝐶 +
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)
2𝑉𝑂𝑈𝑇
2
12𝐿2𝑉𝐼𝑁
2 𝐹𝑆𝑊
2 𝑅𝐴𝐶                              [𝐸𝑞.  2.24] 
 
To reduce the conduction loss at a given load, the resistance should be minimized 
and/or the current ripple should be reduced. Reducing the resistance involves huge 
MOSFET switches and wide routing; both of which consumes more area and add larger 
parasitic capacitance. To reduce the current ripple, the inductance (L) and/or the 
switching frequency (FSW) would have to be increased. For DCM operation,  
 
𝐼𝐴𝐶,𝑅𝑀𝑆
2 = 𝐼𝐿,𝑅𝑀𝑆
2 − 𝐼𝐿,𝐴𝑉𝐺
2 =
𝐼𝐿𝑃𝐾
2
3
∗
𝑇𝑂𝑁 + 𝑇𝐷
𝑇𝑆𝑊
− 𝐼𝐿𝑂𝐴𝐷
2                            [𝐸𝑞.  2.25] 
 
By equating the average inductor current to load current in Figure 8, the peak 
inductor current in DCM, ILPK can be expressed as: 
 
𝐼𝐿,𝑃𝐾 =
2𝐼𝐿𝑂𝐴𝐷𝑇𝑆𝑊
𝑇𝑂𝑁 + 𝑇𝐷
                                                                                        [𝐸𝑞.  2.26] 
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Substituting Eq. 2.22 and Eq. 2.26 in Eq. 2.25, 
 
𝐼𝐴𝐶,𝑅𝑀𝑆
2 =
4
3
𝐼𝐿𝑂𝐴𝐷
1.5 √
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)𝑉𝑂𝑈𝑇
2𝐿𝐹𝑆𝑊𝑉𝐼𝑁
− 𝐼𝐿𝑂𝐴𝐷
2  
 
The conduction losses in DCM can therefore be expressed as: 
 
𝑃𝐶𝑂𝑁𝐷𝐷𝐶𝑀=  𝐼𝐿𝑂𝐴𝐷
2 𝑅𝐷𝐶 + (
4
3
𝐼𝐿𝑂𝐴𝐷
1.5 √
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)𝑉𝑂𝑈𝑇
2𝐿𝐹𝑆𝑊𝑉𝐼𝑁
− 𝐼𝐿𝑂𝐴𝐷
2 ) (𝑅𝐷𝐶 + 𝑅𝐸𝑆𝑅)  
→                                                                                              [𝐸𝑞.  2.27] 
 
 
If capacitor with negligible ESR (MLCCs) is used at output, the conduction loss 
in DCM is proportional to 1.5th power of ILOAD and inversely proportional to the root of 
the switching frequency as shown in Eq. 2.28. 
 
𝑃𝐶𝑂𝑁𝐷𝐷𝐶𝑀=  
4
3
𝐼𝐿𝑂𝐴𝐷
1.5 √
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)𝑉𝑂𝑈𝑇
2𝐿𝐹𝑆𝑊𝑉𝐼𝑁
𝑅𝐷𝐶                                         [𝐸𝑞.  2.28] 
 
 
 
2.2.2 Switching losses 
 
These happens during each switching of the power MOSFETs and is hence 
proportional to the switching frequency. The parasitic gate-source and gate-drain 
capacitances of PSW and NSW needs to be charged and discharged by the driving circuitry 
through a resistive switch. The energy required is given by ΣCiΔVi2, where Ci denotes 
each parasitic capacitance and ΔVi denotes the voltage change across it during switching.  
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Determining the ΔVi associated with each capacitor from the waveforms in Fig 
6,8 and 10; we can write the Gate Drive Power losses as, 
 
𝑃𝑆𝑊𝐺𝐷 =      [(𝐶𝐺𝑆𝑃𝑆𝑊 + 𝐶𝐺𝑆𝑁𝑆𝑊)𝑉𝐼𝑁
2 + 𝐶𝐺𝐷𝑃𝑆𝑊(2𝑉𝐼𝑁 + 𝑉𝐷)
2
+ 𝐶𝐺𝐷𝑁𝑆𝑊(𝑉𝐼𝑁 − 𝑉𝐷)
2]𝐹𝑆𝑊                                                                    
 
Assuming the diode drop to be much less than VIN , 
 
𝑃𝑆𝑊𝐺𝐷=  (𝐶𝐺𝑆𝑃𝑆𝑊 + 𝐶𝐺𝑆𝑁𝑆𝑊 + 4𝐶𝐺𝐷𝑃𝑆𝑊 + 𝐶𝐺𝐷𝑁𝑆𝑊)𝑉𝐼𝑁
2 𝐹𝑆𝑊           [𝐸𝑞.  2. 29]  
 
The inductive load seen by the switches causes overlap between current (iD) and 
voltage across the switch (vDS) during transition. The current in PSW has to rise to ILM 
before the NSW body diode turn OFF and SWOUT node ramps to VIN in CCM. Similarly, 
the voltage across PSW has to increase to VIN+VD before the body diode can turn ON and 
supply the inductor current as shown in the zoomed box in Figure 10. IV overlap loss 
also occurs during NSW turn ON and OFF, but the magnitude is much lower as the 
voltage swing is only VD (due to the non-overlap time in between). Neglecting the 
clamping effect due to the parasitic inductances [14], IV overlap loss in CCM can be 
written as, 
 
𝑃𝑆𝑊𝐼𝑉,𝐶𝐶𝑀=      [  
1
2
(𝑉𝐼𝑁 + 𝑉𝐷)𝐼𝐿𝑀𝑡𝐼𝑉𝑃𝑜𝑛 +
1
2
 (𝑉𝐼𝑁 + 𝑉𝐷)𝐼𝐿𝑃𝐾𝑡𝐼𝑉𝑃𝑜𝑓𝑓
+
1
2
𝑉𝐷𝐼𝐿𝑃𝐾𝑡𝐼𝑉𝑁𝑜𝑛 +
1
2
𝑉𝐷𝐼𝐿𝑀𝑡𝐼𝑉𝑁𝑜𝑓𝑓] 𝐹𝑆𝑊                    [𝐸𝑞.  2. 29] 
 
 23 
 
Where tIV Pon, tIV Poff, tIV Non and tIV Noff are the overlap time during PSW ON, PSW 
OFF, NSW ON and NSW OFF respectively. Assuming all of them to be same (tIV) and 
knowing that the average inductor current is the load current,  
 
𝑃𝑆𝑊𝐼𝑉,𝐶𝐶𝑀=     (𝑉𝐼𝑁 + 2𝑉𝐷)𝐼𝐿𝑂𝐴𝐷𝑡𝐼𝑉 ∗ 𝐹𝑆𝑊                                               [𝐸𝑞.  2. 30] 
 
In forced DCM, NSW turns OFF when the inductor current reaches zero (ZCD 
output) and PSW turns ON at zero current. The IV overlap loss is DCM can thus be 
obtained by using ILM = 0 in Eq. 2.29 to give, 
 
𝑃𝑆𝑊𝐼𝑉,𝐷𝐶𝑀=  
1
2
(𝑉𝐼𝑁 + 2𝑉𝐷)𝐼𝐿𝑃𝐾𝑡𝐼𝑉 ∗ 𝐹𝑆𝑊 
 
Substituting ILPK from Eq. 2.26 and TON from Eq 2.22, 
 
𝑃𝑆𝑊𝐼𝑉,𝐷𝐶𝑀=  (𝑉𝐼𝑁 + 2𝑉𝐷)𝑡𝐼𝑉√
𝑉𝑂𝑈𝑇(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)
2𝐿𝑉𝐼𝑁
∗ √𝐼𝐿𝑂𝐴𝐷𝐹𝑆𝑊         [𝐸𝑞.  2.31] 
 
As seen from Eq. 2.30 and Eq. 2.31, IV overlap loss is proportional to ILOAD and 
FSW in CCM and proportional to their square root in DCM. 
The dead-time (tDT) introduced to prevent large shoot through current during 
switching results in power loss (PSW,DT). Similar to the earlier observation, the 
dependence of this loss vary in CCM and DCM as shown by Eq. 2.32 and Eq. 2.33. 
 
 
𝑃𝑆𝑊𝐷𝑇=  (𝐼𝐿𝑃𝐾 + 𝐼𝐿𝑀)𝑉𝐷𝑡𝐷𝑇 ∗ 𝐹𝑆𝑊 
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𝑃𝑆𝑊𝐷𝑇,𝐶𝐶𝑀=  2𝐼𝐿𝑂𝐴𝐷𝑉𝐷𝑡𝐷𝑇*𝐹𝑆𝑊                                                                   [𝐸𝑞  2.32] 
 
 
𝑃𝑆𝑊𝐷𝑇,𝐷𝐶𝑀=  𝑉𝐷𝑡𝐷𝑇√
𝑉𝑂𝑈𝑇(𝑉𝐼𝑁−𝑉𝑂𝑈𝑇)
2𝐿𝑉𝐼𝑁
∗ √𝐼𝐿𝑂𝐴𝐷𝐹𝑆𝑊                                 [𝐸𝑞. 2.33]         
 
Since the pre-driver stage does not have an inbuilt dead-time, they would have 
some shoot through current; but is neglected in this analysis. Thus the overall switching 
losses can be written as, 
 
 𝑃𝑆𝑊=  𝑃𝑆𝑊𝐺𝐷 + 𝑃𝑆𝑊𝐼𝑉 + 𝑃𝑆𝑊𝐷𝑇     
 
 𝑃𝑆𝑊𝐶𝐶𝑀= 𝐶𝐺𝑒𝑓𝑓𝑉𝐼𝑁
2 𝐹𝑆𝑊+  {(𝑉𝐼𝑁 + 2𝑉𝐷)𝑡𝐼𝑉 + 2𝑉𝐷𝑡𝐷𝑇} ∗ 𝐼𝐿𝑂𝐴𝐷𝐹𝑆𝑊   
 
𝑃𝑆𝑊𝐷𝐶𝑀= 𝐶𝐺𝑒𝑓𝑓𝑉𝐼𝑁
2 𝐹𝑆𝑊 +  {(𝑉𝐼𝑁+2𝑉𝐷)𝑡𝐼𝑉 + 𝑉𝐷𝑡𝐷𝑇}√
𝑉𝑂𝑈𝑇(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)
2𝐿𝑉𝐼𝑁
√𝐼𝐿𝑂𝐴𝐷𝐹𝑆𝑊   
 
2.2.3 Quiescent current losses 
 
This is associated with the additional power required by control circuitry. This 
would include the reference generators, clock generator, error amplifier, comparators, 
protection circuits etc. depending on the implementation and the mode of operation. 
Since most of these blocks work from the same supply voltage, the quiescent power loss 
can be expressed as (ignoring the component that depends on switching frequency), 
 
𝑃𝐼𝑄=  𝑉𝐼𝑁 ∗ 𝐼𝑄                                                                                                  [𝐸𝑞.  2.34] 
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CHAPTER III  
CONTROL STRATEGIES 
 
In a DC-DC converter application, it is desired to keep the output voltage fixed in 
spite of the variations in circuit elements, input voltage, and load current. This cannot be 
expected of a converter with fixed duty cycle; we require a negative feedback. But before 
designing a negative feedback control system, it is necessary to understand the variations 
of output voltage with respect to these parameters without the feedback viz. the transfer 
functions in open loop. From the small signal models derived in chapter II, we could find 
the response of the converter in CCM and DCM to perturbations in vIN or d, keeping the 
other constant. Figure 11 shows the bode plot of the converter response to d variations in 
CCM and DCM operation. As shown by Eq. 3.1 and 3.2, assuming RDC << RLOAD, the 
CCM response has a double pole at the LC frequency while the DCM converter has a 
load dependent single pole response owing to reset of the inductor current every cycle.  
 
𝐺𝑣𝑑(𝑠) =
𝑣𝑂𝑈𝑇
^ (𝑠)
𝑑^(𝑠)
 |𝑣𝐼𝑁^ (𝑠)=0
 
 
𝐺𝑣𝑑(𝑠)|𝐶𝐶𝑀    =
𝑉𝐼𝑁(1 + 𝑠𝑅𝐸𝑆𝑅𝐶)
1 + 𝑠 (
𝐿
𝑅𝐿𝑂𝐴𝐷
+ 𝑅𝐴𝐶𝐶) + 𝑠2𝐿𝐶
                                    [𝐸𝑞.  3.1] 
 
𝐺𝑣𝑑(𝑠)|𝐷𝐶𝑀    ≈
2𝑉𝐼𝑁(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)
(2𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)
√
𝑅𝐿𝑂𝐴𝐷
𝑅𝐶𝐷𝐵
(1 + 𝑠𝑅𝐸𝑆𝑅𝐶)
{1 +
𝑠(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)𝑅𝐿𝑂𝐴𝐷𝐶
2𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇
} {1 +
𝑠𝐿
√𝑅𝐶𝐷𝐵𝑅𝐿𝑂𝐴𝐷
}
   [𝐸𝑞.  3.2] 
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Where RCDB is the load corresponding to CCM-DCM boundary and is given by 
(in ideal converter),  
 
𝑅𝐶𝐷𝐵 =
𝑉𝑂𝑈𝑇
𝐼𝐶𝐷𝐵
=
2𝐿𝑉𝐼𝑁
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)𝑇𝑆𝑊
                                                                 [𝐸𝑞.  3.3] 
 
The DC gain is dependent on the supply voltage VIN and is very low in CCM. 
The CCM response has a Gain peaking at the LC frequency and the phase drops 
drastically. The Switch, Inductor and routing resistance in the power flow path provides 
damping. The Powerstage in DCM has higher DC Gain but very low bandwidth which 
depends on the load. Since MLC Capacitors have very low ESR, 2mΩ was used in 
simulation. L=1uH, C=10uF, Tsw= 333ns was used. The ESR zero was at high frequency 
and hence didn’t provide any phase improvement around the UGB. 
 
 
Figure 11.  Buck converter AC Response in CCM and DCM. 
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3.1. PWM control  
 
The constant frequency PWM is most widely used control strategy for the DC-
DC converter. Figure 12 shows a PWM controlled buck converter. The output voltage is 
level shifted using the feedback network and applied to an error amplifier which 
compares it with the required reference and generates an error signal. Proper frequency 
compensation is applied to this signal so as to achieve a stable control loop. This error 
signal is then compared with a ramp signal of the required switching frequency to 
generate a pulse width modulated control signal to the power switches. 
 
 
Figure 12.  Type III PWM voltage mode loop. 
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Depending on how the Ramp signal is generated, we have: 
(i) Voltage Mode Control – Ramp signal independent of output voltage and current  
(ii) Current Mode Control – Ramp signal generated from the inductor current ramp. 
It requires additional circuitry to sense the inductor current which can also be 
used for over current protection. It also needs an artificial ramp signal to be 
superimposed on the inductor current ramp for stability in higher duty cycle 
operation. Since the inductor current is controlled using a loop, the converter has 
a single pole response which greatly simplifies the compensation. 
(iii) V2 Control– Ramp signal is generated from the output waveform [15]. Since the 
high frequency information in the output is processed directly without the error 
amplifier, the error amplifier design is relaxed and can be optimized independent 
of the transient performance requirements of the loop. This control however 
requires a high ESR capacitor to generate a ramp signal of sufficient amplitude 
and hence cannot be implemented with cheap MLCC. There are modifications 
proposed which resemble the current mode control. 
 
To lower the quiescent current, the current sense circuitry is avoided and a 
Voltage mode control loop is utilized in this work [16]. The Control loop should 
introduce sufficient low frequency gain to achieve good output accuracy. To mitigate the 
phase degradation due to the LC double pole, sufficient frequency compensation needs to 
be added at higher frequencies. The Unity Gain Bandwidth needs to be kept well below 
the switching frequency to avoid the aliasing effects of the sampled system. Type III 
compensation as shown in Figure 12 is well suited for high bandwidths with good phase 
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margin, especially when low ESR capacitors are used at output [17]. Eq. 3.4 gives the 
open loop transfer function of the control circuitry in CCM. Figure 13 shows the Bode 
plot for the loop Gain along with that for each block. 
 
 
𝐺𝑣𝑂𝐿(𝑠)|𝐶𝐶𝑀    =
(1 + 𝑠𝑅𝐶𝐶𝑐)(1 + 𝑠𝑅𝐼𝑁𝐶𝐼𝑁)
𝑠(𝐶𝑃 + 𝐶𝐶)(𝑅𝑆 + 𝑅𝐼𝑁) (1 +
𝑠𝑅𝐶𝐶𝑃𝐶𝐶
𝐶𝑃 + 𝐶𝐶
) (1 +
𝑠𝑅𝐼𝑁𝑅𝑆𝐶𝐼𝑁
𝑅𝐼𝑁 + 𝑅𝑆
)
∗ (
𝑉𝐼𝑁
𝑉𝑅𝐴𝑀𝑃
) 
(1 + 𝑠𝑅𝐸𝑆𝑅𝐶)
1 + 𝑠 (
𝐿
𝑅𝐿𝑂𝐴𝐷
+ 𝑅𝐴𝐶𝐶) + 𝑠2𝐿𝐶
                                   [𝐸𝑞.  3.4] 
 
 
Figure 13.  Bode plot for Type III compensation in CCM. 
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3.1.1 DC accuracy 
 
Assuming very high DC Gain for the error amplifier, the closed loop tries to 
maintain the level shifted output voltage (VFB) equal to the reference (VREF) at DC. 
  
𝑉𝑂𝑈𝑇 ∗
𝑅𝐹𝐵
𝑅𝐹𝐵+𝑅𝑆+𝑅𝐼𝑁
= 𝑉𝑅𝐸𝐹  or 𝑉𝑂𝑈𝑇 = 𝑉𝑅𝐸𝐹 ∗
𝑅𝐹𝐵+𝑅𝑆+𝑅𝐼𝑁
𝑅𝐹𝐵
          [𝐸𝑞.  3.5] 
 
 
The overall loop DC Gain can be expressed as  
 
𝐴𝑂𝐿 = 𝐴𝐸𝐴 ∗ 𝛽 ∗
𝑉𝐼𝑁
𝑉𝑅𝐴𝑀𝑃
 ; Where feedback factor, β = 
𝑅𝐹𝐵
𝑅𝐹𝐵+𝑅𝑆+𝑅𝐼𝑁
         [𝐸𝑞.  3.6] 
 
 Ignoring the mismatches, Accuracy is depended on Gain in the loop. That is, 
Higher Loop Gain corresponds to better Accuracy. For 1% Accuracy, we need a min. 
Loop Gain of 40dB (100 V/V). The mismatch generates additional error which could be 
trimmed to a great extent. 
As the Supply voltage changes, the error voltage should change so as to change 
the duty cycle and maintain output constant.  For a ΔVe change in the error voltage, the 
input of the amplifier needs a ΔVe/AEA change. To improve the Line regulation, a supply 
dependent Ramp is proposed [18]. This ensures the same steady state value of error 
voltage and thus improves the line regulation as shown in Figure 14. The Output 
Impedance and supply dependency of a closed loop converter is inversely proportional to 
the loop Gain. Thus by increasing the loop gain, we can improve Line/Load Regulation.  
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(a) 
 
(b) 
Figure 14.  Error voltage variation with supply in (a) constant ramp and (b) supply 
dependent ramp scenario. 
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3.1.2 Transient regulation 
 
To improve the transient performance we should have a high enough UGB and 
Phase margin for the loop. The highest UGB that could be designed is limited to FSW/5 
due to nyquist criterion (being a sampled data system ). In many power supplies, the 
output capacitor determines how effective raising the crossover frequency will be. If the 
main performance objective is driven by step load requirements, there is no benefit in 
raising the crossover frequency above the output capacitor ESR frequency [19].  
 
𝐹𝑐𝑚𝑎𝑥 < min {
Fsw
5
,
1
2π RESRC
}                                                                    [𝐸𝑞.  3.7] 
 
The lower limit on UGB is set by the LC frequency. As Voltage mode control 
drives the LC filter through controlled switching, it is prone to oscillate at the resonant 
frequency. To avoid this, we need to have high gain in the loop at this frequency.  
For a sudden load step, the excess charge is supplied by the output capacitor till 
the loop responds and hence the output drops. For a load step of  ΔI, the output would 
drop by 𝛥𝑉 =  𝛥𝐼 ∗
𝑡𝑟𝑒𝑠
𝐶
 with a response time of tres. Hence, to lower the voltage dip for a 
given load step and capacitance, we need to minimize the response time. The response 
time of the loop is determined by its bandwidth and the inductor value. 
 
tres <  
ΔV ∗ C
ΔI
 
 
𝐹𝑐𝑚𝑖𝑛 ≫ max {
3
{2𝜋 √𝐿𝐶}
 ,
1
2𝜋𝑡𝑟𝑒𝑠
}                                                             [𝐸𝑞.  3.8] 
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There has been a lot of study done on the transient response of the control loop 
based on the output impedance, loop bandwidth, output filter parameters etc [20-28].  
These analyses do not give a complete picture when the load change is associated with a 
change in the operating mode of the converter. For e.g. a load change from 1mA to 
400mA may be associated with a change from DCM to CCM (when the inductor current 
is not allowed to be reversed in the converter). The circuit has different bandwidths at 
1mA and 400mA loads and the ramp up of inductor current to the final state would 
depend on the supply, output and the inductance to some extend which is not predicted in 
the above analysis. To reduce this time and to speed up the inductor current ramp rate, a 
lower inductance is chosen at the expense of higher current ripple.  
The transient response also depends on the state of the error voltage with respect 
to the ramp in PWM mode. The converter considered for this discussion operates in 
PWM and has forced DCM at light loads (Asynchronous or Synchronous with reverse 
current detection). A PID Controller as shown in Figure 12 is used, which enables the 
use of low ESR MLC capacitors at the output. A load change from 400mA to 1mA 
causes a fast responding control loop to switch OFF the PSW in the supply path for the 
future switching cycles. The energy stored in the inductor during 400mA condition 
would now be discharged onto the output capacitor raising the output voltage. Since the 
inductor ramp down slope is Vout/L, the associated overshoot can be computed as in Eq 
3.9. 
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𝛥𝑉 =
1
2
 
𝛥𝐼2
(
𝑉𝑂𝑈𝑇
𝐿 ) 𝐶
                                                                                           [𝐸𝑞.  3.9]  
 
The overshoot during a high to low load transient is governed by the inductor and 
output voltage for a very fast loop. As the inductor current is prevented from reversing, 
this extra charge dumped on the output is discharged only by the 1mA load. As a result, 
the feedback voltage remains above reference for a long time and this causes the error 
voltage to decrease much below the ramp voltage till it saturates. To change the error 
voltage and bring the loop back into regulation, the output needs to drop below the 
reference as shown by the red plots in Figure 15. The response of the converter to any 
transients during this unsettled time would be slow and overdesigning for such a 
condition is not practical. To tackle this slow settling during high to low load transient 
some have proposed – (i) to let the inductor current reverse for a few cycles [29], (ii) 
non-linear gain amplifiers [27] etc. 
To make sure the voltage dip during a step change is maintained within limit all 
the time using PWM control, this paper proposes clamping the error voltage at the 
min/max values of the ramp signal. Figure 15 shows the advantage of clamping the error 
voltage with a load transient applied before the loop settles (from a high to low load 
transient). The loop becomes open as the error voltage is clamped. As soon as VOUT 
drops to the required value, the loop kicks in back and regulation in achieved. Almost 
70mV reduction in the voltage dip is achieved (blue plots) by keeping the error voltage 
clamped at the bottom of the ramp. 
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Figure 15.  Load transient with (blue) and without (red) error voltage (Ve) clamp. 
 
 
3.1.3 Output programmability (DVS) 
 
Most of the present day DC-DC converters incorporate DVS (Dynamic Voltage 
Scaling) where-in the output of the converter is programmed on the run. This is generally 
done using programmability in the – (i) reference voltage (ii) resistive feedback ladder. 
We would need an amplifier with large input common mode range if we use reference 
programming. Using switches to tap a different node in the resistor ladder to change the 
feedback factor often result in unwanted transient behavior before settling. There can also 
be a stability concern as the overall loop gain depends on the feedback factor in certain 
architectures. This is often taken care of by changing the compensation values along with 
output programming. 
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Figure 16.  Existing (a,b) and proposed (c) feedback signal generator. 
 
 
This work proposes an IR drop shift of the output to generate the required 
feedback signal as shown in Figure 16. Since there is no change in any resistance or 
capacitance values, the AC response remains the same with output programming. By 
adjusting IFB smoothly (ramp up/down slower than loop bandwidth) we can ensure 
smooth output programmability.  
 
𝑉𝐹𝐵 = VOUT  −  (RS + RIN) ∗ IFB                                                                [𝐸𝑞.  3.10]  
𝜕𝑉𝐹𝐵
𝜕VOUT
= 1 −  (RS + RIN) ∗
∂IFB
∂VOUT
  ~ 1   
 
 The current sources when implemented properly would have little dependence on 
VOUT.  When using type III compensation with a closed loop amplifier, the VFB node is 
actually a virtual node and this prevents any VDS mismatch across output programming. 
The implementation surely adds more capacitance at the VFB node and amplifier design 
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should incorporate that. One disadvantage of this methodology would be larger area, as 
the current mirrors would need to be sized accordingly for the mismatch. Resistor 
implementations have better matching inherently. 
 The Figure 17 shows the PWM loop response to output programming trigger 
(black curve) of 0.9V to 1.2V. As can be seen, the output ramps up/down to the 
programmed value in 20us in a synchronous operation. However, forcing DCM operation 
slows down the ramp down rate depending on the load current (blue curve). A higher load 
current would discharge the output capacitor faster to the new lower value resulting in a 
lower settling time. This dependency can be avoided if we let the inductor current reverse 
in a synchronous converter. 
 
 
Figure 17.  Output settling during proposed DVS in CCM (red) and DCM (blue). 
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3.1.3 Efficiency 
 
The Efficiency of a buck converter can be computed as, 
 
 
ƞ =
𝑃𝑂𝑈𝑇
𝑃𝐼𝑁
=
𝑃𝑂𝑈𝑇
𝑃𝑂𝑈𝑇 + 𝑃𝐿𝑂𝑆𝑆
 
 
ƞ =
𝑉𝑂𝑈𝑇𝐼𝐿𝑂𝐴𝐷
𝑉𝑂𝑈𝑇𝐼𝐿𝑂𝐴𝐷 + {𝑃𝐶𝐷𝐶 + 𝑃𝐶𝐴𝐶 + 𝑃𝑆𝑊𝐺𝐷 + 𝑃𝑆𝑊𝐼𝑉 + 𝑃𝑆𝑊𝐷𝑇 + 𝑃𝐼𝑄} 
  
 
The equations derived in chapter II could be used to compute the efficiency of the 
converter operating in PWM mode. When the converter is operated in CCM, the power 
loss can be written as in Eq 3.11. Since the frequency of operation remains constant, the 
power loss has a quadratic relationship with the load current. At low load currents the 
high fixed losses result in very poor efficiency. 
 
𝑃𝐿𝑂𝑆𝑆𝐶𝐶𝑀 =  𝐼𝐿𝑂𝐴𝐷
2 ∗ 𝑅𝐷𝐶 + 𝐼𝐿𝑂𝐴𝐷 ∗ {(𝑉𝐼𝑁 + 2𝑉𝐷)𝑡𝐼𝑉 + 2𝑉𝐷𝑡𝐷𝑇}𝐹𝑆𝑊
+
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)
2𝑉𝑂𝑈𝑇
2
12𝐿2𝑉𝐼𝑁
2 𝐹𝑆𝑊
2 𝑅𝐴𝐶 +  𝐶𝐺𝑒𝑓𝑓𝑉𝐼𝑁
2 𝐹𝑆𝑊+  𝑉𝐼𝑁𝐼𝑄𝑃𝑊𝑀[𝐸𝑞.  3.11] 
 
  By forcing DCM operation in the given switching frequency at light loads, the 
inductor ripple reduces. The dead-time and IV overlap losses are also lower due to zero 
current switching (Eq 3.12). The constant losses are still the same since the FSW and the IQ 
remain the same. Thus just by forcing DCM operation in PWM gives better efficiency at 
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low-intermediate loads; but cannot improve efficiency below certain load as shown in 
Figure 18. 
 
 
𝑃𝐶𝑂𝑁𝐷𝐷𝐶𝑀=  𝐼𝐿𝑂𝐴𝐷
1.5 ∗
4
3
√
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)𝑉𝑂𝑈𝑇
2𝐿𝐹𝑆𝑊𝑉𝐼𝑁
𝑅𝐷𝐶
+ 𝐼𝐿𝑂𝐴𝐷
0.5 {(𝑉𝐼𝑁+2𝑉𝐷)𝑡𝐼𝑉 + 𝑉𝐷𝑡𝐷𝑇}√
𝑉𝑂𝑈𝑇(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)𝐹𝑆𝑊
2𝐿𝑉𝐼𝑁
+ 𝐶𝐺𝑒𝑓𝑓𝑉𝐼𝑁
2 𝐹𝑆𝑊 + 𝑉𝐼𝑁𝐼𝑄𝑃𝑊𝑀                                             [𝐸𝑞.  3.12] 
 
 
Figure 18.  Efficiency as a function of load in CCM and forced DCM at given FSW.  
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3.2 PFM control  
 
A basic PFM controller checks for the output going lower than a pre-determined 
reference to turn ON the PSW and charge the output; it then turns it OFF once the output 
has crossed a higher threshold. As the rate of discharge of the output capacitor is 
depended on the load current, the switching frequency varies with load and hence the 
name “Pulse-Frequency Modulation”. The comparator delay also plays a major role in 
determining the Ripple voltage and frequency of operation in this kind of a control. The 
inductor current built up during the ON phase, discharge to the output even after the 
switches are turned OFF, increasing the output ripple. This necessitates a very fast 
comparator in-order to achieve control over the voltage ripple [30].  
This thesis uses a Constant-On time (whenever output drops below a set 
reference) to charge the output back to the required value and thus makes the frequency 
of operation a linear function of the load and independent of the comparator delay [31]. 
Figure 19 shows the working principle.  
 
 41 
 
 
Figure 19.  Constant On-Time PFM control waveforms at light loads. 
 
Reference voltage (VREF_0P6) and feedback signal (VFB) are the inputs to the 
comparator. The PFM comparator output (COMPOUT) goes low when the feedback 
voltage drops below the reference voltage, PSW is turned ON for a predetermined amount 
of time (TON) and the inductor current ramps up. The difference between the inductor 
current (L0/PLUS) and the load current (I7/PLUS) flows through the output capacitor 
and increases the output (VOUT) and the feedback signal. The maximum output voltage 
ripple occurs at the minimum load current condition when all of the charge from the 
supply is dumped on the output capacitor during TON to raise the output voltage. 
 
𝛥𝑉𝑂𝑈𝑇,𝑚𝑎𝑥  =
𝛥𝑄
𝐶
=
𝑇𝑂𝑁
2 (𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)𝑉𝐼𝑁
2𝑉𝑂𝑈𝑇𝐿𝐶
                                               [𝐸𝑞.  3.13] 
 
 42 
 
As the load current requirement increases, a portion of this charge is supplied to 
the load and the output voltage ripple reduces. Above a certain load, the charge supplied 
and thus the voltage rise becomes insufficient for the comparator to resolve as shown in 
Figure 20.  
 
 
Figure 20.  Constant On-Time PFM control waveform at maximum functional load. 
 
At higher load currents, a small comparator delay results in a substantial dip in 
the output voltage before the inductor current can ramp up. Figure 20 shows a 2mV dip 
for 137ns delay in the comparator. The charge supplied during TON should be able to 
compensate for this. If not, the On-time generator would not receive a falling edge at the 
comparator output and the control mechanism would fail. Additional control would have 
to be used to detect this and modify the control.  Few works suggest an (i) adaptable ON-
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time [32] (ii) more constant On-time pulses [18] etc. Building a fixed frequency constant 
on time control with frequency compensation [33-35] seems to be a developing research 
topic. 
 The maximum load a given On-time can support is a function of the comparator 
delay and the charge dumped into the output capacitor during this ON-time. Ignoring 
ESR of the output capacitor, the condition to be satisfied can be represented as in Eq 
3.14. In reality the voltage could rise even after TON , as long as IL > ILOAD, but that is 
assumed to be the margin to compensate for comparator offset and delay. 
 
𝛥𝑉 = {
1
2
𝐼𝐿,𝑃𝐾𝑇𝑂𝑁 − 𝐼𝐿𝑂𝐴𝐷(𝑇𝑂𝑁 + 𝑇𝑑𝑐𝑜𝑚𝑝)} ∗ 𝐶 > 0                             [𝐸𝑞.  3.14] 
 
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)
2𝐿
𝑇𝑂𝑁
2 − 𝐼𝐿𝑂𝐴𝐷(𝑇𝑂𝑁 + 𝑇𝑑𝑐𝑜𝑚𝑝) > 0 
𝐼𝐿𝑂𝐴𝐷𝑚𝑎𝑥𝑃𝐹𝑀 =  
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)
2𝐿(𝑇𝑂𝑁 + 𝑇𝑑𝑐𝑜𝑚𝑝)
𝑇𝑂𝑁
2                                                    [𝐸𝑞. 3.15] 
 
As shown by Eq 3.13 and Eq 3.15, the voltage ripple and the max load support of 
this scheme is dependent on (VIN-VOUT), TON and L. To keep the maximum load 
support/voltage ripple of the scheme a constant, we would need the ON-time to track the 
changes in supply and output voltage settings [36]. This work proposes a circuit 
implementation which tracks both supply and output as shown conceptually in Figure 21. 
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Figure 21.  On-Time generation with VIN/VOUT tracking. 
 
 
A Current proportional to (VIN-VOUT) is pumped onto a capacitor to create a 
voltage ramp when the PFM comparator outputs a LOW. This is compared with a 
reference (VR) to determine TON as in Eq. 3.16. Exact cancellation of ripple and load 
support variation is still not achieved.  
 
𝐼𝑂𝑁𝑇𝑂𝑁
𝐶𝑂𝑁
= 𝑉𝑅    →    𝑇𝑂𝑁 =
𝑉𝑅𝑅𝑃𝑅𝑂𝐺𝐶𝑂𝑁
𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇
                                                  [𝐸𝑞.  3.16] 
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3.3 Dual mode 
 
The constant frequency PWM is most widely used control strategy for the DC-
DC switching converter. The switching frequency of these converters are kept high to 
tolerate smaller filter components (L & C) with acceptable ripple and also to support a 
high enough loop bandwidth for given transient regulation (FBW < FSW/5). At light loads 
(low output power) this mode of control has poor efficiency in a synchronous converter 
owing to the dominant switching losses and reversal of the inductor current and 
associated discharge of the output capacitor to ground. The methods adopted to reduce 
the switching losses (CV2FSW) include – (i) programming the driver size [37,38], (ii) 
altering the gate drive voltage [39,40], (iii) reducing the switching frequency [41], (iv) 
optimizing the dead time [42] or a combination of all [43] in accordance with the sensed 
loading condition. To prevent the unnecessary discharge of output capacitor to ground in 
a synchronous converter, a Zero current detector (ZCD) block is often used to switch off 
the NSW when inductor current drops to zero; thereby forcing a DCM operation [44, 45]. 
Even with the above techniques implemented, the efficiency at very light loads is limited 
by the quiescent current used by the control blocks. To improve the efficiency in this 
regime, the current consuming blocks in the control circuitry have to be powered down. 
To improve the battery life of present day hand held electronic devices, it is necessary to 
reduce the losses within the power converters. As many of these devices are in the 
standby/sleep mode during most of the time, improvement of efficiency at these light 
loads is also very important.  
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A Dual mode Buck Converter which operates in constant frequency PWM mode 
at high loads (providing low ripple and good regulation) and a variable frequency 
Constant On-Time PFM mode at light loads (tolerating higher ripple) is the solution 
proposed. The efficiency improvement obtained by this technique is represented in 
Figure 22. The main challenge addressed in this thesis is the transient regulation during a 
sudden load step when the converter has to wake up from a low quiescent current mode 
where most blocks are powered down. 
  
 
Figure 22.  Efficiency improvement across load using a dual mode converter. 
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CHAPTER IV  
MODE SWITCHING LOGIC 
 
Since the use of dual mode has existed for long, there have been techniques used 
to switch between the modes to optimize efficiency curve. But the ones that have very 
good efficiency at ultra-light loads suffer during a large load transient and the ones that 
meet stringent over/undershoot specifications often burn more power resulting in 
reduced efficiency at very light loads. As explained earlier, this mode switching should 
be dependent on the load current.  
 
4.1 Existing solutions 
 
For a transition from PWM to PFM, most of the existing solutions use the zero 
current detector output [46, 47]. As long as the PWM loop is stable at light loads and can 
keep the transient overshoot (during high to low load transient) within limits, this is a 
fine strategy. This technique however cannot initiate a mode transition if it is required at 
a load higher than the DCM value. If the choice of Inductor and the DCM boundary is 
made so as to keep the frequency constant and ripple small at those loads, this strategy 
would hold good. Few others [18, 48-50] use a current sensor to detect a low load 
condition. This current sensor can also be reused for over current protection. The 
accuracy and power consumption of such a sensor is a concern especially at very high 
switching frequencies. 
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The transition from PFM to PWM has been the bottleneck. [46, 47] uses an 
additional comparator to detect a voltage dip to switch to PWM.  If the PWM blocks 
were powered down, this scheme assumes that the PFM comparators are fast enough to 
regulate the output at higher load currents as well, implying more quiescent current. [18] 
provide a burst of Constant On-time pulses once the inductor current dies down to zero 
and switches to PWM based on the number of pulses required or on an additional lower 
reference comparator output. In [48] a loading potential detector is used to sense the 
current and switch between the modes. There are other current sensors reported to sense 
the inductor/switch current as an indicator of the load current [50-53]. These however 
can detect a load change only after the loop has corrected for it. Since the detection is 
slower, the control used at light loads should be able to work even at higher loads to 
maintain regulation. The quiescent current of this detector affects the light load 
efficiency. An Iq of 4uA is reported in [54], but it requires external pin to select the 
mode. 
 
4.2 Proposed strategy 
 
Figure 23 shows the architecture of the proposed dual mode buck converter. The 
feedback and reference are connected to both the Error Amplifier (through a switch) and 
the PFM comparator. During PWM operation, the VFB node acts like a virtual ground; 
this prevents the comparator from toggling due to the switching ripple and other high 
frequency components in the output. During PFM operation, the error amplifier is 
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disconnected and VFB tracks VOUT with a DC level shift. The outputs from the PWM and 
PFM blocks are muxed based on ‘SEL_PWM’ from the ‘Mode Sel Logic’ block; and 
supplied to the driver for switching the power stage. During the PFM mode, the PWM 
blocks are powered down using the ‘PD_PWM’ signal.  
 
 
Figure 23.  Proposed dual mode buck converter. 
 
Continuous assertion of the ZCD output is checked for a few cycles (16 cycles) to 
ensure a light load condition and to transition from PWM to PFM. This is similar to 
earlier works. To transition from PFM to PWM, the technique proposed in this paper 
uses the zero current detectors and the inherent limited load support feature of the 
constant on-time scheme. By avoiding a separate current sensing block/comparator and 
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by powering down the PWM blocks, the quiescent current at light loads are kept to a 
minimum improving the efficiency further. The blocks operational during PFM are (i) 
PFM Comparator (ii) Tracking On-time generator (iii) Few bias generators  and (iv) Zero 
current comparator. The Zero current detector is switched ON during the start of NSW 
power switch ON time and turned OFF once the detection is done. Since this ON time is 
very short in comparison with the switching frequency at light loads, the average current 
consumption of this block becomes negligible.  
 
As the load current increases above the limit, the On-time provided would be 
insufficient to bring the output back into regulation and the output voltage would drop 
indefinitely. Instead of using another comparator to detect this voltage drop (which 
would add to the power consumption and incur additional delay), the ‘Low to High’ edge 
at zero current detector output is used to check if the primary PFM comparator still 
outputs a LOW (indicating output lower than required).  Ideally the fastest detection 
point is when inductor current has reduced below the load current (after which output 
cannot increase); nonetheless, the present approach works fine considering the delay in 
the comparators. To bring the output back into regulation as soon as possible without 
further drop, the current in the PFM comparator is increased (to reduce its delay) and its 
output directly fed to the driver using the H2P signal as shown in Figure 23. Meanwhile, 
the PWM blocks are powered up.  
Once the PWM blocks ‘UP’ signal is received (after a programmed number of 
PWM clock pulses), the control shifts to PWM soon after the next PFM comparator 
HIGH (output above the required value). SEL_PWM signal goes HIGH and it connects 
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the VFB node to the error amplifier and CC into the feedback path. During power up, the 
error amplifier is connected in a unity feedback configuration forcing VE to be equal to 
VREF [46]. The positioning of the Ramp pedestal value is done in such a way that this 
error value is close to the required duty cycle (or at the mid value of the ramp). These 
small but effective modifications help reduce the voltage dip/overshoot during the mode 
transitions.  
Since the transitions back and forth are based on different control signals, there 
should be some hysteresis built into this mode transition as shown in Figure 24 such that 
the converter does not keep switching between the mode at any constant load. 
 
 
Figure 24.  Mode transition signal (SEL_PWM) hysteresis during load change.  
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CHAPTER V  
DESIGN PROCEDURE  
 
To validate the proposed improvements a buck converter was designed to meet 
the specifications shown in Table 1. Since only 1.8V devices were readily available for 
tapeout, the supply voltage was kept to a max of 2V. The lower extreme for supply was 
chosen to be 1.4V to provide enough range to show the improvement in supply rejection. 
The output was made programmable between 0.9V and 1.2V to test the new feedback 
architecture and its benefits.  
The output filter values were restricted at 1uH and 10uF to lower the area. Multi-
Layered Ceramic Capacitance was planned to be used because of the cost/area reduction 
and the very low ESR. The required switching frequency was determined based on the 
given LC values and transient specifications unlike the regular method of determining 
LC values from the given switching frequency. The transient voltage dip/overshoot 
durng a load transient was set to be no more than 50mV. The low output filter 
capacitance and the tight transient spec neccesitates very high bandwiths for the loop and 
hence a higher switching frequency. Another challenge is the high efficiency across a 
load range from 1mA to 500mA. The converter was supposed to transition between the 
modes automatically with a very low quiscent current. 
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Table 1. Specifications for the buck converter design. 
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS 
Input Supply 
Voltage 
VIN  1.4  2 V 
Output Voltage VOUT   0.9/1.2  V 
Output Ripple 
Voltage (peak to 
peak) 
VRIPPLE MAX. in standby 
TYP in PWM. 
 2 15 mV 
Quiescent Current Iq VIN=1.8V,IOUT= 0mA  
(PFM mode) 
 20  uA 
Load Regulation  IOUT=10mA to 400mA  
at VIN=1.8V 
-0.2  0.2 % 
Line Regulation  VIN=1.4V to 2.0V  
at IOUT=200mA 
-0.2  0.2 % 
Transient 
Regulation 
 IOUT=1mA to 400mA and 
back in 1us  
-50  50 mV 
Load current IOUT PWM mode 
PFM  mode 
  500 
100 
mA 
mA 
Inductor ESR LESR  L= 1µH   0.05 Ω 
Capacitor ESR CESR  C=10µF   0.015 Ω 
Switching 
Frequency 
fS   3  MHz 
Efficiency  VOUT=1.2V       
VIN=1.8V,IOUT=500mA 
VIN=1.8V,IOUT=200mA 
VIN=1.8V,IOUT=1mA (PFM ) 
 
85 
90 
85 
  % 
       
Startup Current     100 mA 
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5.1 Voltage ripple 
  
For the given VIN, VOUT, L and C values, assuming negligible capacitor ESR, we 
could calculate the switching frequency required in PWM to keep the ripple under 
specification as shown in Eq 5.1. This is derived from Eq. 2.7 and 2.8. The required 
value comes around 650KHz. In PFM mode, the max value of TON at 1.8V/0.9V is 
determined by the voltage ripple specification as shown in Eq 5.2 to be 408ns. The On-
time would track VIN and VOUT to keep the ripple constant. 
 
𝐹𝑆𝑊_𝑚𝑖𝑛 = √
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)𝑉𝑂𝑈𝑇
8𝑉𝐼𝑁𝐿𝐶𝛥𝑉𝑝𝑝
= √
(2 − 0.9)0.9
8 ∗ 2 ∗ 1𝑢 ∗ 10𝑢 ∗ 0.015
              [𝐸𝑞  5.1] 
 
𝑇𝑂𝑁,𝑚𝑎𝑥 = √
2𝛥𝑉𝑝𝑝𝑉𝑂𝑈𝑇𝐿𝐶
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)𝑉𝐼𝑁
=    √
2 ∗ 0.015 ∗ 0.9 ∗ 1𝑢 ∗ 10𝑢
(1.8 − 0.9)1.8
           [𝐸𝑞.  5.2] 
 
5.2 Quiescent current 
  
 Quiescent current is defined as the total current taken by the control circuitry at 
no output load (and hence, it ignores any Power switching). To have a very low 
quiescent current, we need to achieve regulation with minimum number of blocks. The 
PFM mode uses just a comparator and the On-time generator and helps in achieving this 
goal at low load currents. Other blocks in the converter that might need to be operational 
are the reference generators, current and voltage bias circuitry and ZCD. Since the ZCD 
is switched only during NSW ON, the current consumption of this block is reduced to just 
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the bias values at no-load. Thus we could allocate current to various blocks as shown in 
Table 2. In this work, an external voltage reference is used and the extra current is used 
for the PFM control blocks to reduce the delay of the comparators. 
 
Table 2. Current budgeting for Iq 
 
Block Current 
Reference generator 5uA 
Bias/FB Circuitry 2uA 
PFM Comparator 4uA 
On-Time Generator 6uA 
ZCD standby 3uA 
Total (Iq) 20uA 
 
5.3 Accuracy and stability of PWM loop 
  
As mentioned earlier, the accuracy of output depends on the accuracy of the 
reference and the loop gain of the converter. The inherent offsets in the control path are 
assumed to be trimmed by varying the reference. For 0.1% accuracy, we need a loop gain 
of over 60dB at low frequencies. The following section analyses the transfer function of 
the loop to achieve a stable control with this DC gain. 
The buck converter transfer function from change in compensated error voltage, 
Ve to Vout in CCM is given by (Assuming negligeble RESR): 
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VOUT(s)
VE(s)
 =  (
VIN
VRAMP
) ∗
1
1 + s (
L
R) +  s
2LC
                                                 [𝐸𝑞.  5.3] 
 
The Gain is limited to VIN/VRAMP and it has a double pole at 
1
2𝜋√𝐿𝐶
. . To improve 
the DC Gain and obtain good phase margin a lead-lag (Type III) compensator was used 
as shown in Figure 25. 
 
 
Figure 25. Type III compensation architecture and corresponding transfer function. 
 
VE(s) =  ZFB(s) ∗ IFB(s) +  VREF(s) ∗ (1 +
ZFB(s)
ZIN(s)
) +  VOUT(s) ∗
ZFB(s)
ZIN(s)
 
 
Where (ignoring CP), 
 
ZFB(s) =
(1 + sRCCC)
sCC
ZIN(s) = (RS + RIN) ∗
(1 + s(RS||RIN)CIN)
(1 + sRINCIN)
 
 
Assuming IFB to be open for AC and VREF to be an AC short;  
 
VE(s)  =  VOUT(s) ∗
ZFB(s)
ZIN(s)
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VE(s)
VOUT(s)
 =  
(1 + sRCCC) ∗ (1 + sRINCIN)
s(RS + RIN)CC ∗ (1 + s(RS||RIN)CIN)
                                 [𝐸𝑞.  5.4] 
 
 
Ao is the open loop gain of the differential amplifier. The Plateau Gain, Ap is 
fixed at RC/(RS+RIN).  
 
𝑓𝑧1 =
1
2𝜋𝑅𝐶𝐶𝐶
 
𝑓𝑧2 =
1
2𝜋𝑅𝐼𝑁𝐶𝐼𝑁
 
𝑓𝑝2 =
1
2𝜋(𝑅𝑆||𝑅𝐼𝑁)𝐶𝐼𝑁
 
 
The first pole zero pair is used to set the high DC/Low frequency gain. The 
second zero (fz2) is used to provide the phase improvement around the UGB, assuming 
the amplifier has higher openloop bandwidth. The phase improvement also depends on 
the positioning of the second pole (fp2). At higher frequencies , the gain would roll-of 
due to the limited bandwidth of the amplifier (UGBA_OL) and hence we do not need a 
separate ‘Cp’ as shown in Figure 25. 
Since the basic converter had a gain of 10, the openloop gain of the amplifier, 
Ao>100 for the overall loop to have 60dB gain. From Eq 3.18, the required openloop 
UGB was calculated to be 320KHz (inc. margin) to meet the given spec for load 
transient and to have some gain around the LC frequency (50KHz). This necessitates a 
switching frequency of 3MHz. The second zero was placed just outside the UGB so that 
bandwidth variation due to the RC tolerances are controlled. This would limit the 
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maximum attainable phase margin to be less than 45degree. The same analysis was done 
with a buck ac model for DCM. At lighter loads, when the converter is in DCM, the 
double pole splits into two separate poles and one of them moves into lower frequency 
with decrease in load. The first zero was placed much before the LC frequency (10KHz) 
to regain all the phase dropped due to the integrator in CCM mode and also to provide 
some phase margin in DCM light load condition. PWM switch model was used to study 
the AC response of the power stage in both the modes. The R/C values obtained from the 
analysis are listed in Table 3. Figure 26 shows the overall loop response for CCM and 
DCM (1mA) condition. Since the characteristics are different and the response is slower 
in DCM than that predicted by the CCM bandwidth, the voltage dip/overshoot would be 
higher for a similar load step involving DCM load as shown in Figure 27. 
 
Table 3. PWM loop compensation RC values 
 
RS 5KΩ RC 320KΩ 
RIN 75KΩ CC 50pF 
CIN 5pF VIN/VRAMP 10 V/V 
Ao >200 V/V UGBA_OL 1MHz 
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Figure 26.  AC response of PWM loop. 
 
 
 
Figure 27.  Transients for 1mA to 400mA in 1us. (i) RED – Vout (ii) Blue – Load 
Current (iii) Black - Control Signal, Cyan – Ramp Signal 
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5.4 Load support  
 
 Architecturally, the PWM loop can support any load; but the higher conduction 
losses and current handling restrictions of the metal routing and inductance limit the 
maximum load current where good performance is guaranteed. Depending on the 
switching frequency obtained, the max load above which the converter would operate in 
very low ripple constant frequency PWM mode (CCM) could be derived from the CCM-
DCM boundary current equation (Eq 2.7). For 3MHz operation, this translates to PWM 
operation above 80mA.  
 To have enough hysteresis in the mode transition, the PFM load support should 
be maintained higher than 80mA. Using 100mA as the min. load support in PFM mode, 
and assuming Tdcomp << TON, the minimum On-time required can be calculated (from Eq 
3.15) as shown in Eq 5.5. The value came out to be 220ns. For higher Tdcomp, we should 
increase TON,min accordingly. From Eq 5.5 and 5.2, and from detailed simulations, a 
default TON value of 300ns was used for 1.8V/0.9V. 
 
 𝑇𝑂𝑁  ,𝑚𝑖𝑛~
2𝐼𝐿𝑂𝐴𝐷𝑃𝐹𝑀𝐿
(𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇)
                                                                                [𝐸𝑞.  5.5] 
 
To support the maximum current of 500mA in PWM mode, the Power switch 
transistors and routing were sized according to EM and efficiency specifications. 
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5.5 Efficiency - power switch sizing 
 
Power Switch sizing is one of the major steps involved in optimizing the 
efficiency of the converter. As mentioned earlier, the major contributor to loss at high 
load currents is the conduction loss across the resistive elements in the energy flow path. 
Hence the efficiency requirement at max load puts restriction on the minimum switch 
size. The only way to decrease the switch resistance is by making the switch bigger 
(larger W/L) which results in higher gate capacitance and thus reduced efficiency at low 
load currents. 85% efficiency at 500mA translates to a loss of approximately 75mW and 
hence a maximum resistance of 240mΩ (assuming 80% of this loss is due to conduction). 
This resistance includes the inductor ESR and all the board and die routing parasitics. 
To optimize efficiency, we have to optimize switch size at an intermediate load 
current value to have equal switching and conduction losses. Here we have chosen the 
load current to be 200mA.  
 
5.6 Feedback programming 
 
The design incorporated two output voltage settings (0.9V and 1.2V). The 
Reference voltage was chosen to be 600mV as these references ICs were readily available 
in market. The sum of Rs and Rin as derived from the earlier section totaled to 75KΩ. For 
an output of 900mV,  
IFB ∗ (RS + RIN) =  0.9 −  0.6 = 0.3V →    IFB =
0.3
75𝐾
= 4𝑢𝐴 
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To program the output to 1.2V, we would require an additional drop of 300mV 
across the resistor. This was done by adding one more branch of 4uA. The current sources 
were implemented using cascode current mirrors as shown in Figure 28. The slow ramp-
up/down was achieved by ramping up/down the NCASi voltage through a controlled 
current. This smooth output transition is achieved at the expense of silicon area in the 
form of additional NCAS generators and capacitors. 
 
 
 
 
Figure 28.  Feedback programming implementation. 
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5.7 Error amplifier implementation 
 
Figure 29 shows a simple circuit implementation for the clamped Error 
Amplifier. It is a two stage amplifier. First stage contributes all of the gain. The error 
voltage has a maximum voltage of min. (VT2, I2*(Rout+Rped)) when VOUT drops 
drastically below the set value; and is clamped at I2*Rped when VOUT overshoots. The 
CM node is also the pedestal for the supply dependent ramp generator to ensure that the 
error voltage doesn’t go below the ramp signal at any circumstances. 
 
 
Figure 29.  Proposed error amplifier schematic with compensation. 
 
Overall Gain, AO = (gm2/gds2)*gm8*Rout. To ensure a constant voltage at CM 
even during transients, I2 >> (VFB-VE)/Rc. 
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5.8 Supply dependent ramp generator 
 
Figure 30 shows the ramp generator implementation. AMP1 generates a current 
‘I’ proportional to the supply which is then used to determine the ramp peak voltage. The 
Ramp pedestal is fixed by the error amplifier at CM node. During the start of every 
cycle, CRAMP gets charged through the supply dependent current ‘yI’ and VRAMP rises. 
Once VRAMP reaches VPEAK, the capacitor is reset and VRAMP drops to the VCM value. By 
using a supply dependent current to charge the capacitor, switching frequency is 
maintained constant even with varying VIN and VRAMP. 
 
Fsw =
y
xCRPEAK
                                                                                               [𝐸𝑞. 5.6] 
 
 
Figure 30.  Supply dependent ramp voltage generator. 
AMP1 
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5.9 Comparators 
 
A differential stage followed by a common source stage was used to compare 
signals as shown in Figure 31. A total of 40uA current was used for the fast PWM 
comparator, while the low power PFM comparator operated at 4uA. The delay 
programmability during transients was implemented by adding/removing MPX into the 
circuit using STANDBY_PFM signal as shown in Figure 31. The configuration shown is 
for the low power PFM mode. When faster comparison is required (as is the case during 
a load transition), the switches toggle and turn OFF MPX. Since MPY has to source all 
the current (Ib), node VB goes lower, pushing more current through MPT and MP3 
reducing the delay. 
 
 
Figure 31.  Comparator architecture. 
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5.10 On-time generator 
 
The schematic implementation of the On-Time generator can be found in Figure 
32. Transistor MP1 was sized to generate a voltage VG = VOUT – Vtp. Transistor MP2 
was matched to MP1 but with higher current capacity (using more multipliers) 
depending on the default ION requirement. This ensures VS ~ VOUT. Thus we have a 
current, ION = (VIN – VOUT)/RPROG flowing through MP2. When the PFM_COMPOUT 
signal goes low, this current is steered into the capacitor CON. When the Voltage VON 
rises till VR, the comparator toggles and resets the Flip-Flop. The Comparator could be 
replaced by simple Common source stage or an inverter at the expense of On-time 
variation.  
 
Figure 32.  Tracking On-Time implementation. 
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5.11 Zero current detector 
 
Zero Current Detector (ZCD) is used to switch OFF the NSW when the inductor 
current reverses. This prevents unnecessary wastage of power and forces the converter 
into DCM.  
 
 
Figure 33.  Zero current detector principle and waveform. 
 
During the NSW ON time, VSWOUT  = −iL ∗ 𝑅𝑁 + 𝑉𝑆𝑆, where RN includes the NSW 
ON resistance and the layout metal routing resistance and VSS denotes the ground 
potential within the chip. Hence to detect a zero inductor current, we just need to look for 
VSWOUT increasing above VSS. Usually an intentional offset in put in the comparator as 
shown in Figure 33 so as to prevent the delay in comparator and control chain from 
causing a negative inductor current. The two inputs to the comparator are routed directly 
from the pads to have an accurate comparison. 
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Because of the common mode constraints (negative values of VSWOUT), many 
works suggest DC shifting the signal and comparing [55]. In the present architecture, we 
use a common gate differential stage to sense and compare the signals. The comparator is 
initialized when PSW is ON. ‘Rinitial’ generates an offset in the comparator and keeps the 
output low during initialization. To prevent the comparator first stage from seeing 
sudden transients in SWOUT, it is isolated till NSW turns ON as shown in Figure 34. 
 
 
Figure 34.  Zero current detector schematic 
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The intentional dc offset is provided using ‘Roffset’. The equilibrium point is 
when, 
 
𝑉𝑁𝐵𝐼𝐴𝑆 − 𝑉𝑆𝑆𝑆𝑊 = 𝑉𝑁𝐵𝐼𝐴𝑆 − 𝑘𝐼𝐵 ∗ 𝑅𝑜𝑓𝑓𝑠𝑒𝑡 − 𝑉𝑆𝑊𝑂𝑈𝑇  
𝑉𝑆𝑊𝑂𝑈𝑇 − 𝑉𝑆𝑆𝑆𝑊 = −𝑘𝐼𝐵 ∗ 𝑅𝑜𝑓𝑓𝑠𝑒𝑡  
𝑖𝐿𝑡𝑟𝑖𝑝𝐷𝐶 = 𝑘𝐼𝐵 ∗
𝑅𝑜𝑓𝑓𝑠𝑒𝑡
𝑅𝑁
                                                                                  [𝐸𝑞. 5.7] 
 
By using NMOS switches as in NSW to generate Roffset, we can maintain a fairly 
constant DC trip point across PVT. Since RN also includes large metal routing resistance, 
exact tracking would be impossible. ‘k’ represents the ratio of W/L between MNB and 
MN1/MN2. Since the ramp down rate of inductor current depends on the output voltage, 
ILtripDC should be varied using Roffset with Output voltage programming.  
The first stage output is fed to a common source second stage with current source 
load for additional gain. Its Output is fed to the Schmitt trigger to give better noise 
immunity. To prevent NSW from turning ON till next PSW ON, the output of the Schmitt 
trigger is latched and fed to NDRV generator. Once the decision is made, the first stage 
current is cut-off to save power, especially during the PFM mode of operation. The PON 
time is generally sufficient to wake up the comparator and be initialized to perform 
correct comparison. 
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5.12 Softstart 
  
To prevent sudden inrush current during startup, the Gate of the PSW is tri-stated 
and connected to a bias voltage. This high bias voltage limits the current in the power 
switch. By generating the bias voltage using a current source and identical diode 
connected PMOS transistor, the startup current could be controlled as shown in Figure 
35. Once the output is charged to the required value, the SFST signal is deactivated using 
the PFM comparator output in the MODE_SEL_LOGIC block. This mechanism can 
charge the output to the required value smoothly as long as the load is lower than the 
softstart current (K*IB).  
 
Figure 35.  Soft-Start implementation. 
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CHAPTER VI 
 MEASUREMENT RESULTS 
 
A buck converter was implemented using the above control mechanism in 
IBM180nm process. It was packaged in a 36 pin QFN as shown in Figure 36. Multiple 
bondpads were used for the switching supply and ground connections to reduce the 
parasitic inductance and resistance so as to minimize the supply/ground bounce during 
switching. The switching and quite part of the chip were placed and routed far apart to 
reduce coupling. Figure 37 show the major connection required on the board. 
 
 
Figure 36.  Bonding diagram for 36 pin QFN. 
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Figure 37.  Required test setup to verify the functionality. 
 
External components were purchased and a PCB was designed and manufactured 
for testing the chip. There were options provided in the PCB for debug through test 
switches. Figure 38 shows the design of the PCB following the guidelines in [56-58]. 
Two LDOs were soldered on-board to provide the switching and quite supply for the 
buck converter incase the DC voltage source was very noisy. Options exist to bypass the 
LDO and provide supply directly from the DC source. The bias current and reference 
voltage was provided using external IC on board to lower the offset. A series of switches 
powered by the quite supply was used to program the digital test options on the chip. 
Load transient test were conducted by connecting a programmable resistance at the 
output and switching it using external trigger. There was also an option to test the load 
transients using a current mirror load. 
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Figure 38.  Complete PCB schematic. 
 
Figure 39 shows the test results for the first (Jun 2014) tape-out. Problems in 
regulation were seen at higher load currents (above 400mA) and efficiency was much 
lower. This was debugged to be because of the huge parasitic resistance in the layout due 
to fewer contacts. By taking the reading from the sense pins and correcting for the 
package and PCB parasitics, the results could be improved further. The chip however 
adheres to the trend in the efficiency curve as predicted in the thesis. The efficiency is 
improved during light load condition. 
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(a) Softstart Powerup               (b) Load Transient 1mA to 400mA – Auto 
 
   
(c) 1mA to 50mA – PFM   (d) 1mA to 400mA – PWM Forced 
  
(e) 1mA – 0.9V to 1.2V programming (f) 200mA – 0.9V to 1.2V programming 
Figure 39.  Measurement plots from the oscilloscope. 
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(g) 1mA – 1.2V to 0.9V programming (h) 200mA – 1.2V to 0.9V programming 
Figure 39.  Continued 
 
 In Figure 39(a) the pink curve denotes the SHDN signal and the blue 
curve represents the converter in soft-start mode. The output can be seen ramping up to 
the desired value in the yellow curve. Figure 39(b) shows the load transient curve 
obtained by switching the resistive load. The pink curve denotes the transient trigger, the 
blue represents the converter’s mode of operation (SEL_PWM) and the green curve 
represents the supply voltage inside the chip. The output (yellow) drops during a low to 
high load transient and the fast control mechanism switch the current in the PFM 
comparator and regulate the output till the PWM blocks kick in (as shown in the 
magnified box) and the converter moves into PWM. During a high to low load transient, 
the output overshoots and once it is in regulation, the converter switches from PWM to 
the PFM mode. Figure 39(c) and (d) shows the transient response with the mode forced 
externally. 
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Figure 39 (e) – (h) shows the Dynamic voltage scaling at different loads. At light 
loads, an increase in output was seen to cause an intermediate mode change; but the 
output ramp-up was smooth. The ramp-down of output voltage was depended on the load 
current as no additional current sink was incorporated. At 1mA (g) the output 
programming from 1.2V to 0.9V took 4ms; while the output settled in less than 20us at 
200mA load. 
 Table 2 summarizes the test results. As can be seen, the transient and efficiency 
value are out of specifications. Modifications done in the schematic would be reflected in 
the Dec tape-out. The switch layout was optimized for improving the efficiency at high 
loads and proper sequencing was done to take care of the transient dip and overshoot. To 
measure the quiescent current, the load was disconnected and the supply was directly fed 
through the DC voltage source with an ammeter connected in series. Sufficient 
decoupling capacitors need to be connected at the input for this test.  
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Table 4. Test Summary (Jun Tape-out) 
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS 
Input Supply Voltage VIN  1.5 1.8 2 V 
Output Voltage VOUT   0.9/1.2  V 
Output Ripple  VRIPPLE    15 mV 
Transient Regulation  IOUT=1mA to 400mA and 
back in 1us  
-8(4)  4(4) % 
Load current IOUT PWM mode 
PFM  mode 
  400(500) 
60(100) 
mA 
mA 
Inductor ESR LESR  L= 1µH  0.02  Ω 
Capacitor ESR CESR  C= 10µF  < 1  mΩ 
Switching Frequency fS   3  MHz 
Efficiency ƞ VOUT=0.9V 
 
VIN=1.8V,IOUT=400mA 
(PWM mode) 
 
VIN=1.8V,IOUT=100mA 
(PWM mode) 
 
VIN=1.8V,IOUT=1mA 
(PFM mode) 
 
60 
(86) 
 
75 
(94) 
 
80 
(88)   
  % 
Startup Current3 IST VIN=1.8V   150 mA 
Quiscent Current Iq VIN=1.8V,IOUT= 0mA  
(PFM mode) 
 18  uA 
( )  schematic simulation results 
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CHAPTER VII  
CONCLUSION AND FUTURE WORK 
 
A simple and effective strategy was proposed to maintain high efficiency at very 
light loads with a small voltage ripple and fast load transient. The technique was shown 
to be successful for a range of input and output voltages. The Input was varied from 1.3V 
to 2.0V and the output was made programmable between 0.9V and 1.2V. The faster 
detection and PWM loop initialization helps in reducing the voltage dip/overshoot. The 
load transient was seen to be +/- 40mV in the schematic simulations .The output ramp-
up/down with programmability was made smooth with a new architecture. This new 
implementation could also remove the need for compensation change that would have 
been required with output programmability in a resister ladder feedback when used with 
an open loop error amplifier. Table 5 shows the comparison of the proposed converter 
with that reported in litreture.  
All of them uses various modifications of the basic PFM and PWM scheme to 
improve the efficiency throughout the load range. We were able to meet the maximum 
efficiency at a current as low as 1mA in simulations. The Chip fabricated in the 
December with the corrections made in the schematic is expected to meet the 
specifications as reported. 
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Table 5. Comparison with reported literature 
 
 This Work [48] [49] [54] [43] 
Technology IBM  
0.18um 
TSMC 
0.25um 
TSMC 
0.35um 
0.25um TSMC 
0.35um 
VIN 
VOUT 
1.4-2.0 
0.9-1.2 
3.0-4.5 
1.8 
3.0-5.0 
1.8 
2.8-5.5 
1.0-1.8 
3.3 
1.65 
L/C 1uH/10uF 1uH/4.7uF 10uH/10uF 10uH/47uF 4.7uH/4.
7uF 
Fsw 3MHz 5MHz 1MHz 1.5MHz 1MHz 
Vripple 15mV 50mV 35mV 25mV 35mV 
Control PWM/PFM Dual-  
Freq Hop 
PWM/PFM PWM/PFM  
(Ext. Mod sel) 
PWM/ 
DSM  
/PFM 
Efficiency 86%  
@ 1mA 
55%  
@ 5mA 
82%  
@ 1mA 
80% 
@ 1mA 
90%  
@ 1mA 
Transient -/+40 mV    
1 to 400mA 
+/- 60mV                   
1 to 500 mA 
N/A 25mV                  
0.1 to 100mA 
66mV            
30 to 
120mA 
IQ 18uA N/A 122uA 4uA N/A 
Area 1.5mm2 1.38 mm2 3.57mm2 2mm2 (active) 3.2mm2 
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